## IRS254(0,1)(S)PbF

### LED BUCK REGULATOR CONTROL IC

#### Description


The IRS254(0,1) are high voltage, high frequency buck control ICs for constant LED current regulation. They incorporate a continuous mode time-delayed hysteretic buck regulator to directly control the average load current, using an accurate on-chip bandgap voltage reference.

The application is inherently protected against short circuit conditions, with the ability to easily add opencircuit protection. An external high-side bootstrap circuit drives the buck switching element at high frequencies. A low-side driver is also provided for synchronous rectifier designs. All functions are realized within a simple 8 pin DIP or SOIC package.

#### Features


- 200 V (IRS2540) and 600 V (IRS2541) half bridge driver
- Micropower startup (<500 μA)
- ±2% voltage reference
- 140 ns deadtime
- 15.6 V zener clamp on  $V_{CC}$
- Frequency up to 500 kHz
- Auto restart, non-latched shutdown
- PWM dimmable
- Small 8-Lead DIP/8-Lead SOIC packages

#### Packages



VBUSO-L2 VOUT RS1 RS2 DBOOT vcc -1 IC1 CVCC VB 8 IRS ROV1 сом но 2 M1 7 W-DCLAMF CVCC2 CBUS2 своот IFB VS 6 CBUS1 DOV ENN LO 🖌 М2 5 w~ RG2 ROV2 COUT CEN VOUT RF RCS ROUT CF COM EΦ Ð DEN1

### **Typical Application Diagram**



Alternate application circuit using a single MOSFET

#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units		
V <sub>B</sub>	High-side floating supply voltage	IRS2540	-0.3	225		
VB	righ-side libating supply voltage	IRS2541	-0.3	625		
Vs	High-side floating supply offset voltage		V <sub>B</sub> – 25	V <sub>B</sub> + 0.3		
V <sub>HO</sub>	High-side floating output voltage		V <sub>S</sub> -0.3	V <sub>B</sub> + 0.3	V	
V <sub>LO</sub>	Low-side output voltage		-0.3	V <sub>CC</sub> + 0.3		
VIFB	Feedback voltage		-0.3	V <sub>CC</sub> + 0.3		
V <sub>ENN</sub>	Enable voltage	-0.3	V <sub>CC</sub> + 0.3			
I <sub>cc</sub>	Supply current (Note 1)	-20	20	mA		
dV/dt	Allowable offset voltage slew rate	-50	50	V/ns		
D	Package power dissipation @ $T_A \le +25 \text{ °C}$ (8-	8-Pin DIP)		1	W	
PD	$P_{\rm D} = (T_{\rm JMAX} - T_{\rm A})/R_{\rm THJA} $	8-Pin SOIC)		0.625	vv	
Б	HJA Thermal resistance, junction to ambient (8-Pin DIP) (8-Pin SOIC)			125	90.00	
R <sub>THJA</sub>				200	°C/W	
TJ	Junction temperature	-55	150			
Ts	Storage temperature	-55	150	°C		
TL	Lead temperature (soldering, 10 seconds)		300			

Note 1: This IC contains a zener clamp structure between the chip  $V_{CC}$  and COM, with a nominal breakdown voltage of 15.6 V. Please note that this supply pin should not be driven by a low impedance DC power source greater than  $V_{CLAMP}$  specified in the electrical characteristics section.

#### **Recommended Operating Conditions**

For proper operation the device should be used within recommended conditions.

Symbol	Definition	Min.	Max.	Units	
V <sub>BS</sub>	High side floating supply voltage		$V_{CC} - 0.7$	$V_{\text{CLAMP}}$	
	Chandlu shake birth side flashing supply offect us been	IRS2540	-1	200	
Vs	Steady state high-side floating supply offset voltage IRS2541		-1	600	v
V <sub>CC</sub>	Supply voltage	V <sub>CCUV+</sub>	V <sub>CLAMP</sub>	1	
I <sub>cc</sub>	Supply current	Note 2	10	mA	
TJ	Junction temperature	-25	125	°C	

Note 2: Sufficient current should be supplied to  $V_{CC}$  to keep the internal 15.6 V zener regulating at  $V_{CLAMP}$ .

**Electrical Characteristics**  $V_{CC} = V_{BS} = V_{BIAS} = 14 \text{ V} +/- 0.25 \text{ V}, C_{LO} = C_{HO} = 1000 \text{ pF}, C_{VCC} = C_{VBS} = 0.1 \text{ \muF}, T_A = 25 \text{ °C}$  unless otherwise specified.


Symbol	Definition	Min	Тур	Max	Units	Test Conditions	
Supply C	Characteristics						
V <sub>CCUV+</sub>	$V_{\text{CC}}$ supply undervoltage positive going threshold	8.0	9.0	10.0		$V_{\text{CC}}$ rising from 0 V	
V <sub>CCUV-</sub>	$V_{\text{CC}}$ supply undervoltage negative going threshold	6.5	7.5	8.5	V	$V_{cc}$ falling from 14 V	
$V_{\text{UVHYS}}$	$V_{\text{CC}}$ supply undervoltage lockout hysteresis	1.0	1.2	2.0			
I <sub>QCCUV</sub>	UVLO mode quiescent current		50	150	μA	V <sub>CC</sub> =6 V	
	Diesabled mode quiescent current		1.0	2.0		EN>V <sub>ENTH+</sub>	
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current		1.0	2.0	mA	I <sub>FB</sub> = 1 V	
I <sub>CC50k</sub>	V <sub>cc</sub> supply current, f = 50 kHz		2.0	3.0		Duty Cycle = 50% f = 50 kHz	
V <sub>CLAMP</sub>	V <sub>cc</sub> zener clamp voltage	14.6	15.6	16.6	V	$I_{\rm CC} = 10 \mathrm{mA}$	
Floating	Supply Characteristics						
I <sub>QBS0</sub>	Quiescent V <sub>BS</sub> supply current		1.0	2.0		V <sub>HO</sub> = V <sub>S</sub>	
I <sub>QBS1</sub>	Quiescent V <sub>BS</sub> supply current		2.0	3.0	- mA	I <sub>FB</sub> = 0 V	
$V_{\text{BSUV+}}$	$V_{\mbox{\scriptsize BS}}$ supply undervoltage positive going threshold	6.5	7.5	8.5			
V <sub>BSUV-</sub>	V <sub>BS</sub> supply undervoltage negative going threshold	6.0	7.0	8.0	- V		
I <sub>LK</sub>	Offset supply leakage current		1	50	μA	IRS2540:V <sub>B</sub> =V <sub>S</sub> =200 V IRS2541:V <sub>B</sub> =V <sub>S</sub> =600 V	
Current	Control Operation				-		
$V_{\text{ENNTH+}}$	ENN pin positive threshold	2.5	2.7	3.0			
$V_{\text{ENNTH-}}$	ENN pin negative threshold	1.7	2.0	2.3	V		
V <sub>0.5</sub>	0.5 V voltage reference (die level test)	490	500	510	m)/		
VIFBTH	IFB pin threshold	455	500	540	- mV		
f	Maximum frequency		500		kHz		
Gate Driv	ver Output Characteristics						
V <sub>OL</sub>	Low level output voltage (HO or LO)		COM		V		
$V_{HL}$	High level output voltage (HO or LO)		V <sub>cc</sub>				
tr	Turn-on rise time		50	120	ns		
t <sub>f</sub>	Turn-off fall time		30	50			
I <sub>0+/-</sub>	Output source/sink short circuit pulsed current		0.5/0.7		А	1	
DT	Deadtime		140				
$\mathbf{t}_{\text{LO,ON}}$	ay between V <sub>IFB</sub> >V <sub>IFBTH</sub> and LO turn-on 320			1	I <sub>FB</sub> = 50 kHz square		
$t_{\text{LO,OFF}}$	Delay between $V_{IFB} < V_{IFBTH}$ and LO turn-off		180		ns	wave, 200 mV pk-pk DC offset = 400 mV	
t <sub>HO,ON</sub>	Delay between $V_{IFB} < V_{IFBTH}$ and HO turn-on		320			Duty Cycle = 50%	
t <sub>HO,OFF</sub>	Delay between $V_{IFB}$ > $V_{IFBTH}$ and HO turn-off		180		1		

#### **Electrical Characteristics**

 $V_{CC} = V_{BS} = V_{BIAS} = 14 \text{ V} \text{ +/- } 0.25 \text{ V}, C_{LO} = C_{HO} = 1000 \text{ pF}, C_{VCC} = C_{VBS} = 0.1 \text{ \muF}, T_A = 25 \text{ °C} \text{ unless otherwise specified}.$ 

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
Watchdo	Watchdog timer					
t <sub>WD</sub>	Watchdog timer period		20			
P <sub>wwD</sub>	LO pulse width		1.0		μs	I <sub>FB</sub> =1 V

#### **Functional Block Diagram**




Values in block diagram are typical values

#### Lead Assignment

Pin Assignments		Pin #	Symbol	Description
		1	VCC	Supply voltage
	8] VB	2	COM	IC power & signal ground
		3	IFB	Current feedback
	7 НО	4	ENN	Disable outputs (LO=High, HO=Low)
COM 2 IRS254(0,1)	ਗ਼vs	5	LO	Low-side gate driver output
<b>; ; ; ;</b>		6	VS	High-side floating return
ENN 4	5 LO	7	HO	High-side gate driver output
		8	VB	High-side gate driver floating supply





#### **Functional Description**

#### **Operating Mode**

The IRS254(0,1) operates as a time-delayed hysteritic buck controller. During normal operating conditions the output current is regulated via the IFB pin voltage (nominal value of 500 mV). This feedback is compared to an internal high precision bandgap voltage reference. An on-board dV/dt filter has also been used to ignore erroneous transitioning.

Once the supply to the IC reaches  $V_{CCUV+}$ , the LO output is held high and the HO output low for a predetermined period of time. This initiates charging of the bootstrap capacitor, establishing the  $V_{BS}$  floating supply for the high-side output. The IC then begins toggling HO and LO outputs as needed to regulate the current.




Fig.1 IRS254(0,1) Control Signals, lavg=1.2 A

As long as V<sub>IFB</sub> is below V<sub>IFBTH</sub>, HO is on, modulated by the watchdog timer described below, the load is receiving current from V<sub>BUS</sub>, which simultaneously stores energy in the inductor, as V<sub>IFB</sub> increases, unless the load is open. Once V<sub>IFB</sub> crosses V<sub>IFBTH</sub>, the control loop switches HO off after the delay t<sub>HO,OFF</sub>. Once HO is off, LO will turn on after the deadtime (DT), the inductor releases the stored energy into the load and V<sub>IFB</sub> starts decreasing. When V<sub>IFB</sub> crosses V<sub>IFBTH</sub> again, the control loop switches HO on after the delay t<sub>HO,ON</sub> and LO off after the delay t<sub>HO,ON</sub> + DT. The switching continues to regulate the current at an average value determined as follows. When the inductance value is large enough to maintain a low ripple on  $I_{\text{FB}},\,I_{\text{out,avg}}$  can be calculated:

IRS254(0,1)(S)PbF

$$Iout(avg) = VIFBTH/RCS$$




Fig.2 (A) Storing Energy in Inductor (B) Releasing Inductor Stored Energy




Fig.3 IRS254(0,1) Time Delayed Hysterisis

The control method is based upon a free running frequency, in constrast to a more widely used fixed frequency regulation. This reduces the part count since there is no need for frequency setting components and also provides an inherently stable sytem, which acts as a current source.

A deadtime of approximately 140 ns between the two gate drive signals is necessary to prevent a "shoot-through" condition. At higher frequencies, the switching losses become very large in the absence of this deadtime. The deadtime has been adjusted to maintain precise current regulation, while still preventing shoot-through.

### IRS254(0,1)(S)PbF

#### Watchdog Timer

During an open circuit condition, without the watchdog timer, the HO output would remain high at all times and the charge stored in the bootstrap capacitor C<sub>BOOT</sub> would gradually discharge the floating power supply for the high-side driver, which would then be unable to fully switch on the upper MOSFET causing high losses. To maintain sufficient charge on the bootstrap capacitor, a watchdog timer has been implemented. In the condition where V<sub>IFB</sub> remains below V<sub>IFBTH</sub>, the HO output will be forced low after 20 µs and the LO output forced high. This toggling of the outputs will last for approximately 1 µs to maintain and replenish sufficient charge on  $C_{BOOT}$ .




Fig.4 Illustration of Watchdog Timer

#### **Bootstrap Capacitor and Diode**

The bootstrap capacitor value needs to be chosen so that it maintains sufficient charge for at least the approximately 20  $\mu$ s interval until the watchdog timer allows the capacitor to recharge. If the capacitor value is too small, the charge will dissipate in less than 20  $\mu$ s. The typical bootstrap capacitor is approximately 100 nF.

The bootstrap diode should be a fast recovery or ultrafast recovery component to maintain good efficiency. Since the cathode of the bootstrap diode will be switching between zero and to the high voltage bus, the reverse recovery time of this diode is of critical importance. For additional information concerning the bootstrap components, refer to the Design Tip (DT 98-2), "Bootstrap Component Selection For Control ICs" at <u>www.irf.com</u> under Design Support

#### Disable (ENN) Pin

The disable pin can be used for dimming and opencircuit protection. When the ENN pin is held low, the chip remains in a fully functional state with no alterations to the operating environment. To disable the control feedback and regulation, a voltage greater than  $V_{ENTH}$  (approximately 2.5 V) needs to be applied to the ENN pin. With the chip in a disabled state, HO output will remain low, whereas the LO output will remain high to prevent V<sub>S</sub> from floating, in addition to maintaining charge on the bootstrap capacitor. The threshold for disabling the IRS254(0,1) has been set to 2.5 V to enhance immunity to any externally generated noise, or application ground noise. This 2.5 V threshold also makes it ideal to receive a drive signal from a local microcontroller.

#### **Dimming Mode**

To achieve dimming, a signal with constant frequency and set duty cycle can be fed into the ENN pin. There is a direct linear relationship between the average load current and duty cycle. If the ratio is 50%, 50% of the maximum set light output will be realized. Likewise if the ratio is 30%, 70% of the maximum set light output will be realized. A sufficiently high frequency of the dimming signal must be chosen to avoid flashing or "strobe light" effect. A signal on the order of a few kHz should be sufficient.

The minimum amount of dimming achievable (light output approaches 0%) will be determined by the "on" time of the HO output, when in a fully functional regulating state. To maintain reliable dimming, it is recommended to keep the "off" time of the enable signal at least 10 times that of the HO "on" time. For example, if the application is running at 75 kHz with an input voltage of 100 V and an output voltage of 20 V, the HO "on" time will be 3.3  $\mu$ s (one-fourth of the period – see calculations below) according to standard buck topology theory. This will set the minimum "off" time of the enable signal to 33  $\mu$ s.

$$Duty Cycle = \frac{V_{out}}{V_{in}} * 100 = \frac{20V}{100V} * 100 = 20\%$$
$$HO_{on \text{ time}} = 20\% * \frac{1}{75kHz} = 3.3\mu s$$





Fig.5 Light Output vs Enable Pin Duty Cycle



#### **Open Circuit Protection Mode**

By using the suggested voltage divider. capacitor, and zener the diode, output voltage can be clamped at any desired value. In open-circuit condition without output clamp, the positive output terminal will float at the high-side input voltage. will still Switching occur between the HO and LO




Fig.7 Open Circuit Protection Scheme

outputs, whether due to the output voltage clamp or the watchdog timer. Transients and switching will be observed at the positive output terminal as seen in Fig. 8. The difference in signal shape, between the output voltage and the  $I_{FB}$ , is due to the capacitor used to form the voltage clamp. The repetition of the spikes can be reduced by simply increasing the capacitor size.

The two resistors form a voltage divider for the output, which is then fed into the cathode of the zener diode. The diode will only conduct, flooding the enable pin, when its nominal voltage is exceeded. The chip will enter a disabled state once the divider network produces a voltage at least 2.5 V greater than the zener rating. The capacitor serves only to filter and slow the transients/switching at the positive output terminal. The clamped output voltage can be determined by the following analysis. The choice of capacitor is at the designer's discretion.

$$V_{out} = \frac{(2.5V + DZ)(R_1 + R_2)}{R_2}$$

DZ = Zener Diode Nominal Rated Voltage




Fig.8 Open Circuit Fault Signals, with Clamp

#### Under-voltage Lock-out Mode

The under-voltage lock-out mode (UVLO) is defined as the state IRS254(0,1) is in when  $V_{cc}$  is below the turn-on threshold of the IC. During startup conditions, if the IC supply remains below  $V_{ccUV+}$ , the IRS254(0,1) will enter the UVLO mode. This state is very similar to when the IC has been disabled via control signals, except that LO is also held low. When the supply is increased to  $V_{ccUV+}$ , the IC enters the normal operation mode. If already in normal

### IRS254(0,1)(S)PbF

operation, the IC does not enter UVLO unless the supply voltage falls below  $V_{\text{CCUV--}}$  Inductance Selection

To maintain tight hysteretic current regulation the inductor and output capacitor  $C_{OUT}$  (in parallel with the LEDs) need to be large enough to maintain the supply to the load during  $t_{HO,ON}$  and avoid significant undershooting of the load current, which in turn causes the average current to fall below the desired value.

First, we are going to look at the effect of the inductor when there is no output capacitor to clearly demonstrate the impact of the inductor. In this case, the load current is identical to the inductor current. Fig. 9 shows how the inductor value impacts the frequency over a range of input voltages. As can be seen, the input voltage has a great impact on the frequency and the inductor value has the greatest impact at reducing the frequency for smaller input voltages.




Fig.9 Frequency Response for Chosen Inductances  $I_{out}$  = 350 mA,  $V_{out}$  = 16.8 V

Fig. 10 shows how the variation in load current increases over a span of input voltages, as the inductance is decreased. Fig. 11 shows the variation of frequency over different output voltages and different inductance values. Finally Fig. 12 shows how the load current variation increases with lower inductance over a range of output voltages.

The output capacitor can be used simultaneously to achieve the target frequency and current control accuracy. Fig. 11 shows how the capacitance reduces the frequency over a range of input voltage. A small capacitance of 4.7  $\mu$ F has a large effect on reducing the frequency. Fig. 12 shows how the current regulation is also improved with the output capacitance. There is a point at which continuing to

add capacitance no longer has a significant effect on the operating frequency or current regulation, as can be seen in Figs. 13 and 14.




Fig.10 Current Regulation for Chosen Inductances  $I_{out} = 350 \text{ mA}, V_{out} = 16.8 \text{ V}$ 




Fig.11 Frequency Response for Chosen Inductances  $I_{out}$  = 350 mA,  $V_{in}$  = 50 V




Fig.12 Current Regulation for Chosen Inductances  $I_{out}$  = 350 mA,  $V_{in}$  = 50 V




Fig. 13  $I_{\text{out}}$  = 350 mA,  $V_{\text{out}}$  = 16.8 V, L = 470  $\mu H$ 




Fig. 14 I out = 350 mA, Vout = 16.8 V, L = 470 µH

The addition of the  $C_{OUT}$  increases the amount of energy that can be stored in the output stage, which also means it can supply current for an increased period of time. Therefore by slowing down the di/dt transients in the load, the frequency is effectively decreased.


With the  $C_{OUT}$  capacitor, the inductor current is no longer identical to that seen in the load. The inductor current will still have a perfectly triangular shape, where as the load will see the same basic trend in the current, but all sharp corners will be rounded with all peaks significantly reduced, as can be seen in Fig. 15

#### VCC Supply

Since the IRS245(0,1) is rated for 200 V (or 600 V),  $V_{BUS}$  can reach values of this magnitude. If only a supply resistor to  $V_{BUS}$  is used, it will experience extremely high power losses. For higher voltage applications an alternate  $V_{CC}$  supply scheme utilizing the micro-power start-up and a resistor feed-back

IRS254(0,1)(S)PbF

from the output needs to be implemented, as seen in Fig. 16.



The resistance between V<sub>BUS</sub> and V<sub>CC</sub> supply should be large enough to minimize the current sourced directly from the input voltage line; value should be on the order of hundreds of k $\Omega$ . Through the supply resistor, a current will flow to charge the V<sub>CC</sub> capacitor. Once the capacitor is charged up to the V<sub>CCUV+</sub> threshold, the IRS254(0,1) enters the micro start-up regime and begins to operate, activating the LO and HO outputs. After the first few cycles of switching, the resistor connected between the output and V<sub>CC</sub> will take over and source all necessary current for the IC. The resistor connecting the output to the supply should be carefully designed according to its power rating.

$$RS2 = \frac{V_{out} - 15.6V}{10mA}$$
$$P_{RS2} = (10mA)^2 RS2 \le \frac{P_{RS2}Rated}{2}$$







Fig. 16 Alternate Supply Diagram


### IRS254(0,1)(S)PbF

#### **Case Outlines**




### IRS254(0,1)(S)PbF

#### 8-Lead SOIC Tape & Reel




CARRIER TAPE DIMENSION FOR 8SOICN

	Metric		Imperial		
Code	Min Max		Min	Max	
A	7.90	8.10	0.311	0.318	
В	3.90	4.10	0.153	0.161	
С	11.70	12.30	0.46	0.484	
D	5.45	5.55	0.214	0.218	
E	6.30	6.50	0.248	0.255	
F	5.10	5.30	0.200	0.208	
G	1.50	n/a	0.059	n/a	
Н	1.50	1.60	0.059	0.062	



#### **REEL DIMENSIONS FOR 8SOICN**

	Metric		Imperial		
Code	Min Max		Min	Max	
A	329.60	330.25	12.976	13.001	
В	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
E	98.00	102.00	3.858	4.015	
F	n/a	18.40	n/a	0.724	
G	14.50	17.10	0.570	0.673	
Н	12.40	14.40	0.488	0.566	



#### LEAD-FREE PART MARKING INFORMATION

#### **ORDER INFORMATION**

8-Lead PDIP IRS2540PbF 8-Lead PDIP IRS2541PbF 8-Lead SOIC IRS2540SPbF 8-Lead SOIC IRS2541SPbF 8-Lead SOIC Tape & Reel IRS2540STRPbF 8-Lead SOIC Tape & Reel IRS2541STRPbF



The SOIC-8 is MSL2 qualified. This product has been designed and qualified for the industrial level. Qualification standards can be found at <u>www.irf.com</u> <http://www.irf.com> IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 Data and specifications subject to change without notice 2/2/2007